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Excellent electronic properties notwithstanding, the use of graphene in fieldeffect transistors is not practical at room temperature without modification of its intrinsically semi-metallic nature to introduce a band gap. [1] [2] [3] [4] Quantum confinement effects can create a band gap in graphene nanoribbons, but existing nanoribbon fabrication methods are slow and often produce disordered edges that compromise electronic properties. [2] [3] [4] Here we demonstrate the selforganized growth of graphene nanoribbons on a templated silicon carbide substrate prepared using scalable photolithography and microelectronics processing. Direct nanoribbon growth avoids damaging post-processing. Raman spectroscopy, high-resolution transmission electron microscopy, and electrostatic force microscopy confirm that nanoribbons as narrow as 40 nm can be grown at specified positions on the substrate. Our prototype graphene devices exhibit quantum confinement at low temperature (4 K), and an on-off ratio of 10 and carrier mobilities up to 2,700 cm 2 /(V · s) at room temperature. We demonstrate the scalability of this approach by fabricating 10,000 top-gated graphene transistors on a 0.24 cm 2 SiC chip, which is the largest density of graphene devices reported to date.
Epitaxial graphene on SiC, prepared by thermal decomposition of SiC with the same as a built-in electronics-grade substrate, is an exciting new electronic material that presents the possibility of room temperature ballistic devices. 1, 5, 6 Extremely high carrier mobilities, exceeding 250,000 cm 2 /(V · s) at room temperature, have been observed, 7 and it has been shown compatible with traditional top-down processing techniques. 8, 9 Its linear band structure 10 allows ambipolar tuning of conduction and direct application to RF devices, 11, 12 and, in addition to nanoribbon fabrication, band gaps have been introduced by selective chemical treatment. 13, 14 The nanoribbon approach, which introduces a band gap inversely proportional to ribbon width, 15 is promising in that it has shown large gating effects.
2,4
The morphology of epitaxial graphene on SiC is highly influenced by the underlying SiC structure. In well-controlled graphene growth conditions, We propose exertion of control over the natural step bunching mechanism to prepare a crystal facet for self-organized graphene growth [see Fig. 1 ]. Given the previous discussion, the best choice for this purpose may be (110n). Controlled facets are achieved by photolithographic definition of Ni lines on a SiC substrate perpendicular to the 1100 direction; these lines are transferred into the SiC by a fluorine-based reactive ion etch (RIE), which, while relatively simple technologically, allows nm-precision in the etch depth. As depicted in Fig. 1 , it is the etch depth that ultimately defines the width of nanoribbons prepared. 20 nm etch depths were readily achieved in this work [see Fig. 3 ], which resulting ribbon width (∼ 40 nm) is sufficiently narrow to result in a sizable band gap at room temperature. [2] [3] [4] Much narrower widths should be reachable with further development. After removal of the Ni mask and cleaning, the crystal is heated to elevated temperatures (1200 -1300
• C) at intermediate vacuum (10 −4 Torr) for 30 min., inducing SiC step flow. The abrupt step relaxes to a (110n) facet, and the temperature is elevated to > 1450 • C within 3 1.5 min., maintained for 10 min. for graphene growth, then allowed to cool naturally, falling below 1300
• C within 0.25 min.
1,5,16
This careful control of growth temperature, time, and atmosphere allows selective growth on the facet, as shown by Raman mapping in Fig. 2f . The intensity of the 2D Raman band (2700 cm −1 ) characteristic of graphene is mapped over a 100 nm SiC step and adjacent (0001) faces. Little to no intensity is observed on the horizontal surfaces, but significant intensity is seen at the step edge, indicating presence of graphene there. Note that the lateral resolution of the Raman instrument, at ∼ 1 µm, is much larger than the facet width and the mapping grid spacing.
Cross-sectional high-resolution transmission electron microscopy (HRTEM) images (with slightly thicker graphene for visibility) [see Top-gated two-terminal measurement of similar devices at room temperature is presented in Fig. 4b . Though the NO 2 -functionalization, one of a handful of recent techniques for enabling adhesion of high-κ dielectrics to graphene, is known to dramatically degrade mobility, on-off ratio, and electron-hole symmetry, 30 we observe large field-effect mobilities, between µ FE = 900 and 2,700 cm 2 /(V · s), which values are comparable to or better than those previously reported at room temperature for ribbons of this dimension. 8, 11, 12 The Dirac point (resistance maximum) is typically observed at V g Dirac ≈ −4 V, corresponding to an electron density at V g = 0 V of 3 × 10 12 cm −2 , in agreement with numerous measurements of the first graphene layer above the SiC interface. 1, 5, 6, 9, 12 This indicates that the first graphene layer is modulated by the top gate and the graphene channel is not more than a few layers in thickness. The gating efficiency further confirms the selectivity of the growth. Recently devised dielectric adhesion methods are expected to result in improved performance by reducing interaction between the graphene channel and dielectric stack.
30
Room temperature four-terminal current vs. source-drain voltage measurement of narrow (width < ∼ 40 nm) ribbons [see Fig. 3 ] is shown in Fig. 4c . While near-linear response is expected 2 in this ungated device due to large intrinsic electron density as discussed above, non-linearity is observed. Conductance does not decrease appreciably at 77 K. Gated measurements of similar devices at room temperature and 4 K are shown in Fig. 4d . The on-off ratio is ∼ 10 at room temperature, and > 25 at 4K, with excellent symmetry. The gate in this case is Au on graphene with inherently large contact resistance; further details will be published at a later date.
Photolithographic processing allows fabrication of a large number of devices at higher
density. An array of top-gated graphene transistors prepared on the (0001) face of a 4×6 mm SiC chip with SiC etch depth 100 nm (ribbon width ∼ 250 nm) is shown in Fig. 5a . A single device (source, drain, channel, and gate, as illustrated in Fig. 1 ) occupies a 35 × 65 µm area, so the 0.24 cm 2 chip accommodates more than 10,000 transistors. This density was limited primarily by the size of the probe tips used for electrical measurement, but it is, to our knowledge, the highest density of graphene devices achieved to date. The room temperature gating effect is plotted in Fig. 5b .
It should be noted that there are likely fundamental differences in graphene growth among the possible SiC facets, analogous to the dramatic differences in growth speed and layer orientation observed on the (0001) and (0001) faces, 6,16 and the (110n) facet chosen here is possibly not the most desirable in terms of selectivity and quality of graphene produced.
This is particularly true of facets prepared on the (0001) surface, where there is apparently more freedom in facet choice. This is a topic of ongoing investigation.
These results demonstrate that graphene growth on non-traditional crystal faces is viable and useful in device fabrication, particularly for production of nanoribbons on a large scale, and fabrication of graphene transistors at a density greater than 40,000 per cm Electrical transport measurements were performed at atmospheric pressure. Field-effect mobility is calculated according to µ FE = dG/dV g LW /C, 8, 12 where G, L, W , and C are square conductance, channel length, width, and dielectric capacitance, respectively, after subtracting contact resistance determined by four-terminal measurement of the device [see 
